UCD7100APWP

Texas Instruments
595-UCD7100APWP
UCD7100APWP

Mfr.:

Description:
Gate Drivers Digital Control Comp atible Single Low-S UCD7100APWPR

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 176

Stock:
176 Can Dispatch Immediately
Factory Lead Time:
18 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
19,85 € 19,85 €
15,91 € 159,10 €
14,94 € 373,50 €
13,32 € 1.198,80 €
13,24 € 3.574,80 €
12,96 € 6.998,40 €
1.080 Quote

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Gate Drivers
RoHS:  
MOSFET Gate Drivers
Low-Side
SMD/SMT
HTSSOP-14
1 Driver
1 Output
4 A
4.25 V
14.5 V
Non-Inverting
10 ns
10 ns
- 40 C
+ 105 C
UCD7100
Tube
Brand: Texas Instruments
Logic Type: TTL
Moisture Sensitive: Yes
Operating Supply Current: 1.5 mA
Output Voltage: - 1 V to 16 V
Pd - Power Dissipation: 2.67 W
Product Type: Gate Drivers
Propagation Delay - Max: 20 ns, 35 ns, 40 ns, 50 ns
Factory Pack Quantity: 90
Subcategory: PMIC - Power Management ICs
Technology: Si
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

USHTS:
8542390090
ECCN:
EAR99

UCD7100 Low-Side MOSFET Driver

Texas Instruments UCD7100 Low-Side MOSFET Driver is a digital control compatible driver for applications that use digital control technology that requires fast local peak current limit protection. The UCD7100 is a low-side ±4A high-current MOSFET gate driver. It allows the digital power controllers such as UCD9110 or UCD9501 to interface to the power stage in single-ended topologies. The Texas Instruments UCD7100 provides a cycle-by-cycle current limit function with a programmable threshold and a digital output current limit flag that the host controller can monitor. With a fast 25ns cycle-by-cycle current limit protection, the driver can turn off the power stage in the unlikely event that the digital system does not respond to a failure situation in time.